Docket No.: 08211/0200389-US0/P05835

AMENDMENTS TO THE CLAIMS

- 1. (Currently amended) A circuit for spread spectrum clock generation, comprising:
- a spread spectrum clock generator that is arranged to provide an output clock signal, wherein the spread spectrum clock generator is arranged such that the output clock signal is a clock signal that is a spread-spectrum signal, and wherein the spread spectrum clock generator includes:
- a phase detection circuit that is configured to provide an error signal from a reference signal and a feedback signal;
- a voltage controlled oscillator circuit that is configured to provide a synthesized signal from the error signal, wherein the synthesized signal is a clock signal, and wherein the output clock signal is based, at least in part, on the synthesized signal;
- a modulating waveform generator circuit that is configured to provide a modulating waveform signal that varies over time as a modulating waveform:
- an accumulator circuit that is configured to provide a carry signal from the modulating waveform signal; and
- an adjustable clock divider circuit that is configured to provide an adjustable clock divider output signal from an adjustable clock divider input signal, wherein the adjustable clock divider input signal is based at least in part on the synthesized signal, the feedback signal is based at least in part on the adjustable clock divider output signal, and wherein the adjustable clock divider circuit is configured to provide the adjustable clock divider output signal such that a frequency that is associated with the adjustable clock divider signal corresponds to the frequency associated with the adjustable clock divider input signal divided by:
 - a first number, if the carry signal is associated with a first logic level, and a second number, if the carry signal is associated with a second logic level.
- (Original) The circuit of Claim 1, wherein the second number equals the first number minus one.

Application No. 10/804,877 Docket No.: 08211/0200389-US0/P05835

Amendment dated December 21, 2007 Reply to Office Action of October 3, 2007

 (Original) The circuit of Claim 1, wherein the modulating waveform is suitable for reducing electromagnetic interference.

 (Currently amended) The circuit of Claim 1, wherein the modulating waveform includes one of a triangle wave or and a sinusoidal wave.

| 5. | (Currently amended) A circuit for spread spectrum clock generation, comprising: |
|-------|---|
| | a phase detection circuit that is configured to provide an error signal from a reference signal |
| and | a feedback signal; |
| | a voltage controlled oscillator circuit that is configured to provide a synthesized signal from |
| the o | error signal; |
| | a modulating waveform generator circuit that is configured to provide a modulating |
| wav | eform signal that varies over time as a modulating waveform; |
| | an accumulator circuit that is configured to provide a carry signal from the modulating |
| wav | eform signal; and |
| | an adjustable clock divider circuit that is configured to provide an adjustable clock divider |
| outr | out signal from an adjustable clock divider input signal, wherein the adjustable clock divider |
| inpu | nt signal is based at least in part on the synthesized signal, the feedback signal is based at least in |
| part | on the adjustable clock divider output signal, and wherein the adjustable clock divider circuit is |
| conf | figured to provide the adjustable clock divider output signal such that a frequency that is |

a first number, if the carry signal is associated with a first logic level, and
a second number, if the carry signal is associated with a second logic levelThe circuit
of Claim 1, wherein the accumulator circuit includes a digital adder circuit having first and second
inputs, a sum output, and a carry output, wherein the digital adder circuit is arranged to receive the
modulated waveform signal at the first input, the sum output is coupled to the second input, and
wherein the digital adder circuit is configured to provide the carry signal at the carry output.

associated with the adjustable clock divider signal corresponds to the frequency associated with the

adjustable clock divider input signal divided by:

9.

- Docket No.: 08211/0200389-US0/P05835
- (Original) The circuit of Claim 1, wherein the phase detection circuit includes a phase detector, a charge pump circuit, and a low-pass filter circuit.
- (Currently amended) The circuit of Claim 1, wherein the spread spectrum clock generator further includes further comprising a clock divider circuit that is configured to provide the adjustable clock divider input signal from the synthesized signal.
- (Original) The circuit of Claim 1, wherein the modulating waveform signal includes a
 multiple-bit digital word that varies over time according to the modulating waveform.

(Currently amended) A circuit for spread spectrum clock generation, comprising:

| a phase detection circuit that is configured to provide an error signal from a reference signal |
|--|
| and a feedback signal; |
| a voltage controlled oscillator circuit that is configured to provide a synthesized signal from |
| the error signal; |
| a modulating waveform generator circuit that is configured to provide a modulating |
| waveform signal that varies over time as a modulating waveform; |
| an accumulator circuit that is configured to provide a carry signal from the modulating |
| waveform signal; |
| an adjustable clock divider circuit that is configured to provide an adjustable clock divider |
| output signal from an adjustable clock divider input signal, wherein the adjustable clock divider |
| input signal is based at least in part on the synthesized signal, the feedback signal is based at least in |
| part on the adjustable clock divider output signal, and wherein the adjustable clock divider circuit is |

a first number, if the carry signal is associated with a first logic level, and
a second number, if the carry signal is associated with a second logic level; and The
circuit of Claim 1, further comprising:

configured to provide the adjustable clock divider output signal such that a frequency that is associated with the adjustable clock divider signal corresponds to the frequency associated with the

adjustable clock divider input signal divided by:

Docket No.: 08211/0200389-US0/P05835

a clock divider circuit that is configured to provide an output clock signal from the synthesized signal.

- 10. (Original) The circuit of Claim 9, wherein the clock divider circuit is configured to provide the output signal such that a frequency that is associated with the output clock signal corresponds to a frequency that is associated with the synthesized signal divided by a third number.
- 11. (Original) The circuit of Claim 1, wherein the modulating waveform is suitable for spreading a frequency spectrum that is associated with the synthesized signal relative to a frequency spectrum that is associated with the reference signal according to a down-spread modulation.
- 12. (Currently amended) A circuit for spread spectrum clock generation, comprising: a phase detection circuit that is configured to provide an error signal from a reference signal and a feedback signal: a voltage controlled oscillator circuit that is configured to provide a synthesized signal from the error signal: a modulating waveform generator circuit that is configured to provide a modulating waveform signal that varies over time as a modulating waveform; an accumulator circuit that is configured to provide a carry signal from the modulating waveform signal; and an adjustable clock divider circuit that is configured to provide an adjustable clock divider output signal from an adjustable clock divider input signal, wherein the adjustable clock divider input signal is based at least in part on the synthesized signal, the feedback signal is based at least in part on the adjustable clock divider output signal, and wherein the adjustable clock divider circuit is configured to provide the adjustable clock divider output signal such that a frequency that is associated with the adjustable clock divider signal corresponds to the frequency associated with the adjustable clock divider input signal divided by:

a first number, if the carry signal is associated with a first logic level, and

a second number, if the carry signal is associated with a second logic level, wherein the modulating waveform is suitable for spreading a frequency spectrum that is associated with the synthesized signal relative to a frequency spectrum that is associated with the reference signal according to a down-spread modulation, and The circuit of Claim 11, wherein the down-spread modulation is between approximately -5% to -1.5%.

- 13. (Currently amended) A circuit for spread spectrum clock generation, comprising:

 a spread spectrum clock generator that is arranged to provide an output clock signal, wherein the spread spectrum clock generator is arranged such that the output clock signal is a clock signal that is a spread-spectrum signal, and wherein the spread spectrum clock generator includes:
- a phase detection circuit that is configured to provide an error signal from a phase detection input signal and a feedback signal;
- a voltage controlled oscillator circuit that is configured to provide a synthesized signal from the error signal, wherein the feedback signal is based at least in part on the synthesized signal, wherein the synthesized signal is a clock signal, and wherein the output clock signal is based, at least in part, on the synthesized signal;
- a modulating waveform generator circuit that is configured to provide a modulating waveform signal that varies over time as a modulating waveform;
- an accumulator circuit that is configured to provide a carry signal from the modulating waveform signal; and
- an adjustable clock divider circuit that is configured to provide an adjustable clock divider output signal from an adjustable clock divider input signal, wherein the adjustable clock divider input signal is based at least in part on a reference signal, the phase detection input signal is based at least in part on the adjustable clock divider output signal, and wherein the adjustable clock divider circuit is configured to provide the adjustable clock divider output signal such that a frequency that is associated with the adjustable clock divider signal corresponds to the frequency associated with the adjustable clock divider input signal divided by:
 - a first number, if the carry signal is associated with a first logic level, and a second number, if the carry signal is associated with a second logic level.

Application No. 10/804,877 Docket No.: 08211/02003 89-US0/P05835

Amendment dated December 21, 2007 Reply to Office Action of October 3, 2007

14. (Currently amended) The circuit of Claim 13, wherein the spread spectrum clock generator further includes further comprising a clock divider circuit that is configured to provide the feedback

signal from the synthesized signal.

15. (Original) The circuit of Claim 13, wherein the second number equals the first number

minus one.

16. (Currently amended) The circuit of Claim 13, wherein the modulating waveform includes at

least one of a triangle wave or and a sinusoidal wave.

17. (Original) The circuit of Claim 13, wherein the modulating waveform signal includes a

multiple-bit digital word that varies over time according to the modulating waveform.

(Original) The circuit of Claim 13 further comprising:

a clock divider circuit that is configured to provide an output signal from the synthesized

signal.

19. (Original) The circuit of Claim 18, wherein the clock divider circuit is configured to provide the output signal such that a frequency that is associated with the output signal corresponds to a

frequency that is associated with the synthesized signal divided by a third number.

20. (Currently amended) A circuit for spread spectrum clock generation, comprising:

means for determining a phase difference between a reference signal and a feedback signal;

7

means for providing a synthesized signal from the determined phase difference, wherein the

synthesized signal is a clock signal;

means for providing modulating waveform signal that includes a multiple-bit digital word

that varies over time as a modulating waveform;

Application No. 10/804,877 Amendment dated December 21, 2007 Reply to Office Action of October 3, 2007

means for providing a carry signal from the modulating waveform signal such that a frequency of pulses in a logical level that is associated with the carry signal is determined according to a value that is associated with the multiple-bit digital word;

Docket No.: 08211/0200389-US0/P05835

means for frequency division by a first number if the carry signal is associated with a first logic level; and

means for frequency division by a second number if the carry signal is associated with a second logic level.